The impact of V th -adjusting layers on high-k/metal-gate n-and pFinFET V th stability is investigated. Additional insight is gained by monitoring ⌬V th recovery transients over several decades in time. V th -adjusting capping layers deposited directly on top of the gate dielectric degrade the V th stability. The V th stability improves as the capping layers are buried in the gate metal and are thus isolated from the gate dielectric. A combination of a capping layer thickness and depth in the metal gate is found that practically eliminates nFET V th instability.
I. INTRODUCTION
The introduction of high-k/metal-gate stacks into complementary metal-oxide semiconductor ͑CMOS͒ technology requires separately "tuning" the gate work function for n-and pFET devices. Adjustment of the field-effect transistor ͑FET͒ threshold voltage V th can be achieved, e.g., by insertion of "capping" layers into the gate stack, as discussed elsewhere. 1 In this work we investigate the impact of these layers on the bias-temperature instability ͑BTI͒ of V th in n-and pFinFETs with HfSiO dielectrics and TiN gates. An extension of a standard BTI evaluation technique 2 allows us to monitor V th transients and thus to better understand and compare the influence of the layers.
We find that capping layers deposited directly on top of the gate dielectric degrade the V th stability. Conversely, pFET capping layers separated sufficiently from the gate dielectric, i.e., "buried" in the gate metal, have V th stability identical to reference stacks. Similarly, the nFET V th stability improves as the capping layers are isolated from the gate dielectric. Finally, we report that a capping layer suitably spaced from the gate dielectric practically eliminates nFET V th instability.
II. SAMPLES
Silicon-on-insulator ͑SOI͒ n-and pFinFETs with L FIN =1 m, W FIN =10ϫ 1 m, and H FIN = 65 nm were used. AlO and DyO capping layers were, respectively, introduced into the pFET and nFET stacks, resulting in V th and capacitance equivalent thickness ͑CET͒ as given in Fig. 1 .
1 Conservative dielectrics thicknesses were chosen to avoid reliability issues not related to negative and positive BTI ͑NBTI and PBTI͒. The completed stacks were exposed to 1050°C during FET junction formation.
III. MEASUREMENT TECHNIQUE
The BTI is typically assessed using the measure-stressmeasure ͑MSM͒ technique, 2 during which the threshold voltage shift ⌬V th with respect to the initial V th is measured after each stress phase. Such evaluation tacitly assumes a timeindependent ⌬V th , while in reality strong transients are observed. 2 The V th relaxation trends thus carry additional information about the BTI processes in the studied device, which is otherwise lost in the single-V th MSM measurements.
Here we therefore use the recently introduced extended MSM ͑eMSM͒ technique ͑Ref. 2͒ to monitor the relaxation transients after each stress phase ͓Fig. 2͑a͔͒. Since the BTI relaxation typically occurs over many time scales, the transients are recorded and plotted on the logarithmic time scale from ϳ1 ms to ϳ 10 s, i.e., over four decades in time. An example of such plot is shown in Fig. 2͑b͒ , with the time t relax always measured from the end of the preceding stress phase. The last relaxation transient is typically monitored up to 3 -10 ks, i.e., over 6 1 2 -7 decades in time. All measurements are done at temperature T = 125°C. The measurement voltage V meas ͓Fig. 2͑a͔͒ is chosen close to the initial threshold voltage V th,initial ͑Fig. 1͒. 3 The stress voltages V stress are chosen with respect to V th,initial , and the observations are therefore reported at the "overdrive" voltage V s-th = V stress − V th,initial . The integrity of the gate dielectric after the entire MSM sequence is checked by assessing the gate leakage at V meas .
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IV. PFET RESULTS "NBTI…
In all the pFET high-k stacks studied, ⌬V th transients show a behavior qualitatively identical to what we previously observed on conventional SiO 2 and SiON stacks, with the log͑t relax ͒-like relaxation ͓Fig. 2͑b͔͒, indicating an underlying dispersive process. 4, 5 Following the same analysis as in a͒ Electronic mail: kaczer@imec.be Ref. 5 , assuming universality of relaxation, 6 we quantify the ⌬V th transients ͓Fig. 2͑b͔͒ by separating them into the relaxing ͑"recoverable" or "R"͒ and the permanent ͑"unrecoverable" or "P"͒ degradation components, i.e., ⌬V th = R + P.
With the above assumption, we describe the recoverable component R by the universal relaxation function in the following form:
where = t relax / t stress is the universal ͑dimensionless͒ relaxation time, t stress is the total ͑cumulative͒ stress time, and B is a scaling parameter. The functional form of Eq. ͑1͒ has properties similar to a stretched exponential, which is often invoked to describe the relaxation of dispersive systems, and ␤ has the attributes of a dispersion parameter. 4 The recoverable component R is reported at t relax =0 s, i.e., the moment immediately after the removal of stress gate voltage. The permanent component P͑t stress ͒ reported here then represents the remaining ⌬V th after the full relaxation of the recoverable component, corresponding to t relax = ϱ s in Eq. ͑1͒ ͑the possibility of long-term recovery of the P component is discussed in Ref. 7͒. The result of this extrapolation, done after each stress phase ͑i.e., as a function of the total t stress ͒ and for each stress voltage condition, is shown in Fig. 3͑a͒ .
As NBTI is typically assumed to be accelerated by the electric field at the substrate/dielectric interface, 8 both components are compared at V s-th / CET. In order to reduce measurement and extraction inaccuracies, the comparison is done at the maximum degradation at t stress = 6000 s. The comparison of all pFET stacks in Fig. 3͑b͒ shows that the permanent degradation is identical for all pFET stacks, irrespective of the capping layer presence or its position. In stacks "p2" and "p3," where the capping layer is buried in the gate electrode, the recoverable component behaves identically to the reference.
Interestingly, the recoverable component increases considerably in stack "p1," which coincides with significant mobility degradation observed in the pFETs with this stack. simple power-law dependence on t stress is assumed for the permanent component during extraction. ͑b͒ Extracted P and R components at t stress = 6000 s for all studied pFET stacks. Stacks with buried capping layers ͑"p2" and "p3"͒ behave identically to the reference stack "pref" ͑spread in the P component data is within the precision of the extraction technique͒.
In stacks p2 and p3 the TiN barrier prevents intermixing of Al during the high-temperature junction formation, which preserves the NBTI behavior seen in the reference stack.
We have already noted that although the studied pFET devices contain a high-permittivity gate dielectric layer, their NBTI relaxation behavior is comparable to "conventional" SiO 2 and SiON pFETs. This similarity is not only qualitative but also quantitative. The relaxation dispersion is very similar in both types of stacks-the dispersion parameter ␤ is typically between 0.12 and 0.16 in the high-k stacks discussed here, while ϳ0.16 was found for SiON pFETs. 5 Also the magnitude of both components is comparable to the conventional pFET, as is documented in Fig. 2͑b͒ . This is an indication of a similar NBTI mechanism in both the conventional and the high-k pFETs, controlled by the properties of the oxide close to the substrate/dielectrics interface. 
V. NFET RESULTS "PBTI…
In nFETs with the reference gate stack "nref" following positive BTI stress, ⌬V th transients of the opposite polarity ͑i.e., corresponding to negative charge͒ are observed in Fig.  4͑a͒ . 10 Note that PBTI stress again results in very long, log͑t relax ͒-like ⌬V th relaxation transients, just like those typically observed in the NBTI/ pFET case ͓Fig. 2͑b͔͒.
In the stacks with the DyO capping layer, the ⌬V th transients reveal an additional mechanism corresponding to positive charging ͓Fig. 4͑b͔͒. 11 Note that the existence of the two "competing" components would be completely overlooked if only a traditional single-point MSM technique were used. 4 The presence of the two transient components in stacks "n1"-"n4," however, precludes the use of the analysis based on relaxation universality ͑cf. Sec. IV͒. We therefore evaluate ⌬V th at the shortest and longest relaxation times as a function of V s-th ͑Fig. 5͒. The reference stack positive ⌬V th appears to follow the power-law dependence on V s-th ͓Fig. 5͑a͔͒. In contrast to that, ⌬V th at 10 −3 s in stacks "n2" and "n3" changes from negative to positive as V s-th is increased. This trend can be reproduced with two opposite components, both depending on V s-th ͓Fig. 5͑b͔͒. The fit representing the positive component ͑dotted line͒ tracks ⌬V th at 10 3 s, suggesting the negative transient abating after 10 3 s. While depositing the DyO layer directly on top of the dielectric ͑stack n1͒ leads to large instabilities and nFET mobility degradation 1 likely due to intermixing of the layers, separating the DyO layer by the gate metal substantially reduces outdiffusion of Dy and, in fact, improves the V th sta- FIG. 6 . Depositing the DyO layer directly on top of the dielectric ͑stack "n1"͒ aggravates the V th instability over the reference stack "nref," while burying the DyO layer in the gate metal ͑stacks "n2"-"n4"͒ substantially improves it. bility with respect to the reference stack, as shown in Fig. 6 . Most notably, in stack n4 with the DyO layer separated by 2 nm of TiN, after 6000 s of T = 125°C and V s-th = 1.8 V stress, ⌬V th is mere 7 mV and stable, as is also documented by Fig. 7͑a͒ . This nFET high-k/metal gate stack shows extremely small instability, of the order of 1 mV or less at V s-th =1 V ͓Fig. 7͑b͔͒. A similarly negligible instability can be expected at operating conditions ͑V s-th Ϸ 0.6-0.8 V and 3 ϫ 10 8 s͒. We speculate that this extremely stable V th could be due to compensation of defect states in the dielectric by Dy.
VI. CONCLUSIONS
The impact of V th -adjusting layers on high-k/metal-gate nand pFinFETs V th stability is investigated. Additional insight is gained by application of the recently developed extended MSM technique to monitor ⌬V th transients. Capping layers deposited directly on top of the gate dielectric degrade the V th stability, most probably due to new states created by intermixing of the capping layer with the dielectric. V th stability improves as the capping layers are buried in the gate metal, thus reducing their outdiffusion into the gate dielectric. A combination of a capping layer thickness and depth in the metal gate is found that hugely improves nFET V th stability. 
